In PLL designs, a wide loop bandwidth is often desired as it offers fast settling time, reduces on-chip loop filter area and sensitivity of the VCO to pulling. The reference spur is a major issue when the bandwidth is increased, because ripples on the VCO control line undergo less filtering by the loop filter. This paper proposes design techniques based on sub-sampling phase detection to reduce the reference spur of a 2.2GHz PLL to -80dBc at a high loop-bandwidth-to-reference-frequency ratio (f BW /f ref ) of 1/20.
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In a charge-pump (CP) PLL, the mismatch between the CP up current source I UP and down current source I DN is often the major source of reference spur. In a conventional phase-frequency-detector (PFD)/CP as shown in Fig. 26.4.1(a) , the PFD converts the VCO phase error into the I UP and I DN switch-on time difference (t UP,on -t DN,on ). I UP and I DN thus have a variable on-time but constant amplitude fixed by biasing. In case of I UP and I DN mismatch, one of them has to be on for a longer time in order to reach the steady state condition that the net CP output charge is zero. This causes CP output current ripple as shown in Fig. 26 .4.1(a), and thus reference spurs.
The sub-sampling PLL (SSPLL) in [1] achieves very low in-band phase noise at low power. We will show now that it is intrinsically insensitive to CP mismatch which can be exploited to also achieve a very low spur. The sub-sampling phase detector (SSPD)/CP in the SSPLL is displayed in Fig. 26 ) produces small ripple, the SSPD driving the CP samples the VCO and thus can cause spurs. The sampler switching activity disturbs the VCO operation in three ways: 1) charge sharing between the VCO and sampling capacitors C sam since the voltages on C sam and VCO output may not be equal when they are connected at the switch-on moment; 2) variation in the VCO capacitive load and thus f VCO when the switches connects/dis-connects the SSPD/CP to the VCO; 3) charge injection from the sampling switches to the VCO. Due to these effects, a poor reference spur of -46dBc was measured in [1] although a buffer was used to isolate the VCO and SSPD. Since I UP and I DN mismatch will be tuned out by the PLL loop, the current sources' output impedance is not an issue and single transistors are used, which saves voltage headroom. To achieve low CP ripple, the charge sharing between I UP and I DN drain nodes (d1 and d2 in Fig. 26.4.3 ) and the loop filter (LF) is another concern. The CP thus uses a current steering topology, where I UP and I DN are either connected to LF or dumped to a capacitor C dump . Ideally, there is no charge sharing if the voltages on d1 and d2 are kept constant during switching, i.e., if we can set V LF =V dump . In a conventional CP, this requires a unity-gain buffer. Here, this is achieved for free as explained below. In steady state, the net charge into the LF and C dump should be both zero. Since I UP and I DN have equal on-time in both 'connected to LF' and 'dumped to C dump ' cases, they must also have equal amplitude in both cases. This condition is met only if V LF =V dump , where the finite current source output impedance is actually the equalizing mechanism.
The chip fabricated in a standard 0.18-µm CMOS process occupies an active area of 0.2 mm 2 ( Fig. 26.4 .7). All circuitry uses 1.8V supply, while separate supply domains provide isolation. The 2.21GHz PLL tested with package consumes 3.8mW with <0.2mW in the DLL. The in-band phase noise is -121dBc/Hz at 200kHz as shown in Fig. 26 .4.4. It is 5dB higher than that of [1] , mainly because here we used a several times smaller C sam which helps reducing the spur level but raises the noise contribution of the SSPD and its buffer. Fig. 26.4 .5 shows the reference spur measured from 20 samples. The worst case is -80dBc, 34dB better than [1] , and the best case is -85dBc. Fig. 26.4 .6 displays a comparison with other low spur PLLs in [2] [3] [4] [5] . This design has the lowest spur, combined with the lowest in-band phase noise as well as the lowest power consumption, while using a high f BW 
